Explore projects

Attempt to do outlier detection with VAE on UNSW NB15 (network attacks) dataset

Most of the content (excluding "private" slides). See the wiki section.

Example using d3 and angularjs to build an interactive network display.

Centrality indicators as node selection heuristics for logic masking.

Use graph analysis to insert logic gates in a combinational netlist so that it can be locked.

Parsing several combinational netlist formats into igraph graphs

A method to generate PLL-TRNG parameters by constraint programming

Demonstrator of logic locking, logic masking and CASCADE protocol for PUF responses implemented on the HECTOR board

VHDL sources to ensure repeatability of the work carried in the paper "Transient Efect Ring Oscillator based Physical Unclonable Function in FPGA leaks"